List of top Physics Questions on Logic gates asked in TS EAMCET

An AND gate, an OR and a NAND gate are connected as shown in the figure. If the inputs are \(A=0\), \(B=1\) and \(C=0\), then the outputs \(y_{1}\), \(y_{2}\), \(y_{3}\) are respectively