The output of a 2-input multiplexer is connected back to one of its inputs as shown in the figure. Match the functional equivalence of this circuit to one of the following options.
The output of a 2-input multiplexer is connected back to one of its inputs as shown in the figure. Match the functional equivalence of this circuit to one of the following options.
Show Hint
Remember: MUX + feedback $\Rightarrow$ Latch.
Latches are level-sensitive, while flip-flops are edge-triggered.
- D Flip-flop
- D Latch
- Half-adder
- Demultiplexer
The Correct Option is B
Solution and Explanation
To determine the functional equivalence of the given circuit, let us analyze the setup of a 2-input multiplexer (MUX) with one of its outputs fed back to one of its inputs.
- The multiplexer has two inputs, labeled as '0' and '1', and one selection line 'S'. The output is 'Q'.
- The circuit shows that the output 'Q' is connected back to the input '0' of the multiplexer.
- When the selection line 'S' is 0, the output 'Q' equals the input '0'. In this configuration, 'Q' is fed back into input '0'.
- When the selection line 'S' is 1, the output 'Q' will be equal to the input '1'.
Based on this arrangement:
- If S = 0, then Q = 0.
- If S = 1, then Q = 1.
This feedback configuration allows the multiplexer to hold its current state when the selection line 'S' is set to '0'. This behavior is characteristic of a latch.
Therefore, the given circuit functions as a D Latch. The periodic capturing of the input state makes it a latch rather than a more sophisticated register like a D Flip-flop which requires an edge-triggered clock signal.
Thus, the correct functional equivalence of the given circuit is:
Correct Answer: D Latch
Top Questions on Engineering Mathematics
Let \(A\) be the adjacency matrix of the given graph with vertices \(\{1,2,3,4,5\}\).
Let \(\lambda_1, \lambda_2, \lambda_3, \lambda_4, \lambda_5\) be the eigenvalues of \(A\) (not necessarily distinct). Find: \[ \lambda_1 + \lambda_2 + \lambda_3 + \lambda_4 + \lambda_5 \;=\; \_\_\_\_\_\_ . \]- GATE CS - 2023
- Computer Science and IT Engineering
- Engineering Mathematics
- The Lucas sequence $L_n$ is defined by the recurrence relation: \[ L_n = L_{n-1} + L_{n-2}, \text{for } n \geq 3, \] with $L_1 = 1$ and $L_2 = 3$. Which one of the options given is TRUE?
- GATE CS - 2023
- Computer Science and IT Engineering
- Engineering Mathematics
- Suppose two hosts are connected by a point-to-point link and they are configured to use Stop-and-Wait protocol for reliable data transfer. Identify in which one of the following scenarios, the utilization of the link is the lowest.
- GATE CS - 2023
- Computer Science and IT Engineering
- Engineering Mathematics
- Let \[ A = \begin{bmatrix} 1 & 2 & 3 & 4 \\ 4 & 1 & 2 & 3 \\ 3 & 4 & 1 & 2 \\ 2 & 3 & 4 & 1 \end{bmatrix}, \quad B = \begin{bmatrix} 3 & 4 & 1 & 2 \\ 4 & 1 & 2 & 3 \\ 1 & 2 & 3 & 4 \\ 2 & 3 & 4 & 1 \end{bmatrix} \] Let det(A) and det(B) denote the determinants of the matrices A and B, respectively.
Which one of the options given below is TRUE?
- GATE CS - 2023
- Computer Science and IT Engineering
- Engineering Mathematics
- Want to practice more? Try solving extra ecology questions todayView All Questions